

FIG. 1
(Prior Art)




FIG. 2




FIG. 3




FIG. 4






FIG. 6




FIG. 7




FIG. 8




FIG. 9




FIG. 10




FIG. 11




FIG. 12




FIG. 13




FIG. 14

Table 1: CPUs of ERAs Applied to VLM (ROM I.)

N_z	Pulse/ERA	SCI/ERA
1	12.3 <i>sec</i> (92)	6.7 <i>sec</i> (89)
2	74.8 <i>sec</i> (180)	16.6 <i>sec</i> (182)
3	150.8 <i>sec</i> (221)	20.6 <i>sec</i> (226)
4	327.8 <i>sec</i> (297)	28.2 <i>sec</i> (298)
5	762.3 <i>sec</i> (336)	43.7 <i>sec</i> (340)
6	1,525.5 <i>sec</i> (395)	63.2 <i>sec</i> (413)

NOTE: Number in () is the size of ROM.

Table 2: CPUs of ERAs Applied to VLM (ROM II.)

N_z	Pulse/ERA	SCI/ERA
1	6.3 <i>sec</i> (92)	6.8 <i>sec</i> (89)
2	32.8 <i>sec</i> (169)	17.00 <i>sec</i> (167)
3	65.9 <i>sec</i> (215)	21.0 <i>sec</i> (214)
4	130.1 <i>sec</i> (258)	27.6 <i>sec</i> (257)
5	279.6 <i>sec</i> (304)	44.1 <i>sec</i> (305)
6	540.4 <i>sec</i> (316)	61.4 <i>sec</i> (329)

NOTE: Number in () is the size of ROM.

FIG. 15




FIG. 16




FIG. 17




FIG. 18